mirror of
https://github.com/espressif/ESP8266_RTOS_SDK.git
synced 2025-05-21 17:16:29 +08:00
feat(esp8266): Refactor startup function
This commit is contained in:
Dong Heng
160
components/esp8266/source/chip_boot.c
Normal file
160
components/esp8266/source/chip_boot.c
Normal file
@ -0,0 +1,160 @@
|
||||
// Copyright 2018-2019 Espressif Systems (Shanghai) PTE LTD
|
||||
//
|
||||
// Licensed under the Apache License, Version 2.0 (the "License");
|
||||
// you may not use this file except in compliance with the License.
|
||||
// You may obtain a copy of the License at
|
||||
//
|
||||
// http://www.apache.org/licenses/LICENSE-2.0
|
||||
//
|
||||
// Unless required by applicable law or agreed to in writing, software
|
||||
// distributed under the License is distributed on an "AS IS" BASIS,
|
||||
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||||
// See the License for the specific language governing permissions and
|
||||
// limitations under the License.
|
||||
|
||||
#include "sdkconfig.h"
|
||||
#include "esp_attr.h"
|
||||
#include "spi_flash.h"
|
||||
#include "esp_log.h"
|
||||
#include "esp_system.h"
|
||||
#include "esp8266/eagle_soc.h"
|
||||
|
||||
#define PERIPHS_SPI_FLASH_USRREG (0x60000200 + 0x1c)
|
||||
#define PERIPHS_SPI_FLASH_CTRL (0x60000200 + 0x08)
|
||||
#define PERIPHS_IO_MUX_CONF_U (0x60000800)
|
||||
|
||||
#define SPI0_CLK_EQU_SYSCLK BIT8
|
||||
#define SPI_FLASH_CLK_EQU_SYSCLK BIT12
|
||||
|
||||
typedef struct flash_hdr {
|
||||
uint8_t magic;
|
||||
uint8_t blocks;
|
||||
uint8_t spi_mode;
|
||||
uint8_t spi_speed : 4;
|
||||
uint8_t spi_size_map : 4;
|
||||
uint32_t entry_addr;
|
||||
} flash_hdr_t;
|
||||
|
||||
typedef struct boot_hdr {
|
||||
uint8_t user_bin : 2;
|
||||
uint8_t boot_status : 1;
|
||||
uint8_t to_qio : 1;
|
||||
uint8_t reserve : 4;
|
||||
|
||||
uint8_t version : 5;
|
||||
uint8_t test_pass_flag : 1;
|
||||
uint8_t test_start_flag : 1;
|
||||
uint8_t enhance_boot_flag : 1;
|
||||
|
||||
uint8_t test_bin_addr[3];
|
||||
uint8_t user_bin_addr[3];
|
||||
} boot_hdr_t;
|
||||
|
||||
extern int ets_printf(const char *fmt, ...);
|
||||
|
||||
static const char *TAG = "chip_boot";
|
||||
|
||||
/*
|
||||
* @brief initialize the chip including flash I/O and chip cache according to
|
||||
* boot parameters which are stored at the flash
|
||||
*/
|
||||
void chip_boot(void)
|
||||
{
|
||||
int ret;
|
||||
int usebin;
|
||||
uint32_t freqdiv, flash_size, sect_size;
|
||||
uint32_t freqbits;
|
||||
uint32_t cache_map;
|
||||
flash_hdr_t fhdr;
|
||||
boot_hdr_t bhdr;
|
||||
|
||||
uint32_t flash_map_table[FALSH_SIZE_MAP_MAX] = {
|
||||
1 * 1024 * 1024,
|
||||
2 * 1024 * 1024,
|
||||
4 * 1024 * 1024,
|
||||
8 * 1024 * 1024,
|
||||
16 * 1024 * 1024
|
||||
};
|
||||
uint32_t flash_map_table_size = sizeof(flash_map_table) / sizeof(flash_map_table[0]);
|
||||
|
||||
extern void phy_get_bb_evm(void);
|
||||
extern void cache_init(uint32_t , uint32_t, uint32_t);
|
||||
extern void user_spi_flash_dio_to_qio_pre_init(void);
|
||||
extern int esp_get_boot_param(uint32_t, uint32_t, void *, uint32_t);
|
||||
|
||||
phy_get_bb_evm();
|
||||
|
||||
SET_PERI_REG_MASK(PERIPHS_SPI_FLASH_USRREG, BIT5);
|
||||
|
||||
ret = spi_flash_read(CONFIG_PARTITION_TABLE_CUSTOM_APP_BIN_OFFSET, &fhdr, sizeof(flash_hdr_t));
|
||||
if (ret) {
|
||||
ESP_LOGE(TAG, "SPI flash read result %d\n", ret);
|
||||
}
|
||||
|
||||
if (3 > fhdr.spi_speed)
|
||||
freqdiv = fhdr.spi_speed + 2;
|
||||
else if (0x0F == fhdr.spi_speed)
|
||||
freqdiv = 1;
|
||||
else
|
||||
freqdiv = 2;
|
||||
|
||||
if (fhdr.spi_size_map < flash_map_table_size) {
|
||||
flash_size = flash_map_table[fhdr.spi_size_map];
|
||||
} else {
|
||||
flash_size = 0;
|
||||
ESP_LOGE(TAG, "SPI size error is %d\n", fhdr.spi_size_map);
|
||||
}
|
||||
sect_size = 4 * 1024;
|
||||
|
||||
if (1 >= freqdiv) {
|
||||
freqbits = SPI_FLASH_CLK_EQU_SYSCLK;
|
||||
SET_PERI_REG_MASK(PERIPHS_SPI_FLASH_CTRL, SPI_FLASH_CLK_EQU_SYSCLK);
|
||||
SET_PERI_REG_MASK(PERIPHS_IO_MUX_CONF_U, SPI0_CLK_EQU_SYSCLK);
|
||||
} else {
|
||||
freqbits = ((freqdiv - 1) << 8) + ((freqdiv / 2 - 1) << 4) + (freqdiv - 1);
|
||||
CLEAR_PERI_REG_MASK(PERIPHS_SPI_FLASH_CTRL, SPI_FLASH_CLK_EQU_SYSCLK);
|
||||
CLEAR_PERI_REG_MASK(PERIPHS_IO_MUX_CONF_U, SPI0_CLK_EQU_SYSCLK);
|
||||
}
|
||||
SET_PERI_REG_BITS(PERIPHS_SPI_FLASH_CTRL, 0xfff, freqbits, 0);
|
||||
|
||||
ret = esp_get_boot_param(flash_size, sect_size, &bhdr, sizeof(boot_hdr_t));
|
||||
if (ret) {
|
||||
ESP_LOGE(TAG, "Get boot parameters %d\n", ret);
|
||||
}
|
||||
|
||||
if (bhdr.user_bin == 1) {
|
||||
if (bhdr.boot_status == 1)
|
||||
usebin = 1;
|
||||
else
|
||||
usebin = 0;
|
||||
} else {
|
||||
if (bhdr.boot_status == 1)
|
||||
usebin = 0;
|
||||
else {
|
||||
if (bhdr.version == 4) {
|
||||
bhdr.boot_status = 1;
|
||||
usebin = 0;
|
||||
} else
|
||||
usebin = 1;
|
||||
}
|
||||
}
|
||||
|
||||
cache_map = 0;
|
||||
if (fhdr.spi_size_map == FLASH_SIZE_16M_MAP_1024_1024
|
||||
|| fhdr.spi_size_map == FLASH_SIZE_32M_MAP_1024_1024
|
||||
|| fhdr.spi_size_map == FLASH_SIZE_64M_MAP_1024_1024
|
||||
|| fhdr.spi_size_map == FLASH_SIZE_128M_MAP_1024_1024) {
|
||||
if (bhdr.version >= 4
|
||||
&& bhdr.version <= 0x1f) {
|
||||
if (usebin == 1)
|
||||
cache_map = 1;
|
||||
} else {
|
||||
ESP_LOGE(TAG, "Need boot 1.4+\n");
|
||||
}
|
||||
}
|
||||
|
||||
cache_init(cache_map, 0, 0);
|
||||
|
||||
if (bhdr.to_qio == 0)
|
||||
user_spi_flash_dio_to_qio_pre_init();
|
||||
}
|
||||
@ -1,15 +1,52 @@
|
||||
|
||||
#include "sdkconfig.h"
|
||||
#include <stdint.h>
|
||||
#include <stddef.h>
|
||||
#include <stdarg.h>
|
||||
#include <string.h>
|
||||
#include "esp_log.h"
|
||||
#include "nvs_flash.h"
|
||||
#include "tcpip_adapter.h"
|
||||
#include "esp_wifi_osi.h"
|
||||
#include "esp_image_format.h"
|
||||
|
||||
#define FLASH_MAP_ADDR 0x40200000
|
||||
|
||||
static void user_init_entry(void *param)
|
||||
{
|
||||
void (*func)(void);
|
||||
|
||||
extern void (__init_array_start)(void);
|
||||
extern void (__init_array_end)(void);
|
||||
|
||||
extern void app_main(void);
|
||||
|
||||
/* initialize C++ construture function */
|
||||
for (func = &__init_array_start; func < &__init_array_end; func++)
|
||||
func();
|
||||
|
||||
tcpip_adapter_init();
|
||||
|
||||
app_main();
|
||||
|
||||
wifi_task_delete(NULL);
|
||||
}
|
||||
|
||||
void call_user_start(void)
|
||||
{
|
||||
int i;
|
||||
extern void user_start(void);
|
||||
int *p;
|
||||
|
||||
extern int _bss_start, _bss_end;
|
||||
|
||||
extern void chip_boot(void);
|
||||
extern int rtc_init(void);
|
||||
extern int mac_init(void);
|
||||
extern int base_gpio_init(void);
|
||||
extern int phy_calibrate(void);
|
||||
extern int watchdog_init(void);
|
||||
extern int wifi_timer_init(void);
|
||||
extern int wifi_nvs_init(void);
|
||||
|
||||
esp_image_header_t *head = (esp_image_header_t *)(FLASH_MAP_ADDR + CONFIG_PARTITION_TABLE_CUSTOM_APP_BIN_OFFSET);
|
||||
esp_image_segment_header_t *segment = (esp_image_segment_header_t *)((uintptr_t)head + sizeof(esp_image_header_t));
|
||||
@ -25,11 +62,31 @@ void call_user_start(void)
|
||||
*dest++ = *src++;
|
||||
}
|
||||
|
||||
/* clear bss data */
|
||||
for (p = &_bss_start; p < &_bss_end; p++)
|
||||
*p = 0;
|
||||
|
||||
__asm__ __volatile__(
|
||||
"rsil a2, 2\n"
|
||||
"movi a1, _chip_interrupt_tmp\n"
|
||||
"movi a2, 0xffffff00\n"
|
||||
"and a1, a1, a2\n"
|
||||
"movi a2, 0x40100000\n"
|
||||
"wsr a2, vecbase\n");
|
||||
|
||||
user_start();
|
||||
chip_boot();
|
||||
|
||||
wifi_os_init();
|
||||
|
||||
assert(nvs_flash_init() == 0);
|
||||
assert(wifi_nvs_init() == 0);
|
||||
assert(rtc_init() == 0);
|
||||
assert(mac_init() == 0);
|
||||
assert(base_gpio_init() == 0);
|
||||
assert(phy_calibrate() == 0);
|
||||
assert(watchdog_init() == 0);
|
||||
assert(wifi_timer_init() == 0);
|
||||
assert(wifi_task_create(user_init_entry, "uiT", 512, NULL, wifi_task_get_max_priority()) != NULL);
|
||||
|
||||
wifi_os_start();
|
||||
}
|
||||
|
||||
|
||||
Reference in New Issue
Block a user